**FORM PTO-1449** 

## U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.	APPLICATION NO.			
826.1903	APPLICATION NO. 16-705 847			
FIRST NAMED INVENTOR				

## LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

826.1903	16-705 847		
FIRST NAMED INVENTOR	,		
Hiroyuki HIGUCHI			
FILING DATE	GROUP ART UNIT		
November 13, 2003			

**U.S. PATENT DOCUMENTS** 

EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						

**FOREIGN PATENT DOCUMENTS** 

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSI YES	ATION NO
AG							
AH					•		
Al							
AJ							
AK							
AL							

OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

nnn	AM	H. HIGUCHI, "An Implication-based Method to Detect Multi-Cycle Paths in Large Sequential Circuits", In Proceedings of the 39 <sup>th</sup> ACM/IEEE Design Automation Conference, pages 164-169.
NNO	AN	K. NAKAMURA, et al., "Waiting False Path Analysis of Sequential Logic Circuits for Performance Optimization", IEEE/ACM ICCAD 98 pp. 392-395, 2002
nmo	AO	S. DAVADAS et al., "Logic Synthesis", p. 236-241, McGraw-Hill, 1994

EXAMINER /	T XC	DATE CONSIDERED		
711M	~~~	02/13/06		
		021131148		
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance				

@2001 Steas & Halsey LLP

and not considered. Include copy of this form with next communication to applicant.